Technical Staff Engineer - Process (Foundry)

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

We are seeking a highly motivated Technical Staff Engineer - Process (Foundry) to join our Technology Development Group in San Jose, CA. This position is part of the FPGA (Field Programmable Gate Array) Business Unit, which is a leader in research, development, and manufacturing of highly reliable non-volatile Field Programmable Gate Arrays. The successful candidate will be responsible for below items:

Responsibilities:

• Coordinate and communication with the Foundry
• Define process flow and mask list
• Coordinate test chip/shuttle tape out
• Define TD test chips
• Coordinate test chip layout
• Coordinate with UMC/SST/design/IP vendor on test chip coverage versus shuttle area
• Coordinate test chip Si and process learning
• Si Etest/data review
• eNVM IP Si data analysis
• Coordinate product tape out, Si learning, yield, and qual
• Process tuning as needed for device, yield, and qual
• Assist with all yield analysis and FAs

Requirements/Qualifications:

• BS in Engineering or a related technical discipline
• 10+ years of experience with 5+ years in the semiconductor industry.
• Experience with Foundry interaction and communication
• Familiar with design rules, mask, and tape-out flow
• Knowledge of semiconductor device physics
• Strong data analysis skills
• Experience in test chip design and characterization
• Good understanding of failure analysis and yield improvement
• Demonstrated adaptability and flexibility in a fast-paced, evolving environment.
• Excellent verbal and written communication skills, with the ability to convey complex technical concepts to cross-functional teams.
• Proactive problem-solving attitude and a willingness to take initiative in addressing technical challenges.

Travel Time:

0% - 25%

Physical Attributes:

Feeling, Hearing, Other, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% Sitting, 10% Walking, 10% Standing, Usual Business Hours

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an ind