Full-Chip Physical Design Verification Engineer

<div class="content-intro"><p>Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.</p></div><p>Tenstorrent is seeking a SoC Physical Design Verification Engineer to drive full-chip signoff and ensure manufacturable, high-quality silicon across advanced technology nodes. You’ll lead physical verification closure (DRC, LVS, ERC, etc.), debug issues using standard industry PV tools, and collaborate across RTL, PD, CAD, and packaging teams to achieve successful tapeouts. If you thrive in a fast-paced environment and enjoy solving complex challenges in cutting-edge silicon, we’d love to hear from you.</p> <p>This role is <strong>hybrid</strong>, based out of <strong>Santa Clara, CA or Austin, TX or Fort Collins, CO.</strong></p> <p>We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.</p> <p> </p> <p><strong>Who You Are</strong></p> <ul> <li>A seasoned engineer with a strong background in CPU/IP/SoC physical verification and tapeout closure.</li> <li>A hands-on problem solver who excels at debugging and driving signoff through complex verification flows.</li> <li>A collaborative team player who works effectively across RTL, PD, CAD, and foundry interfaces.</li> <li>A mentor and technical leader passionate about building efficient, manufacturable silicon.<br><br></li> </ul> <p><strong>What We Need</strong></p> <ul> <li class="p8i6j0a">BS/MS in Electrical/Electronics Engineering (or related) with 7–14 years of hands-on CPU/IP/SoC physical verification experience.</li> <li class="p8i6j0a">Proven expertise in DRC, LVS, ERC, PERC, Antenna, and DFM verification using industry-standard tools and flows (Calibre, ICV, Pegasus, FC, Innovus, etc.).</li> <li class="p8i6j0a">Strong background in ESD planning, padring integration, bump/RDL strategies, and reliability analysis (IR drop, EM), with solid understanding of advanced nodes (7nm, 5nm, 3nm) and FinFET design challenges.</li> <li class="p8i6j0a"&g