ASIC Design Engineer

<div><div><span>ASIC Design Engineer</span></div><div><span><span>Kuala Lumpur</span></span><div></div><span>Full-time</span><div></div><span><span>Production / Manufacturing / Processing</span></span></div><div>Responsibilities</div><div>Responsibilities 1.ISP Module RTL Design：Design and implement RTL for one or more blocks in the ISP pipeline under the guidance of senior engineers or the module owner. 2.Micro-Architecture &amp; PPA：Contribute to dataflow, line buffer and caching decisions; support PPA trade-offs across image quality, area, bandwidth and power. 3.Algorithm Mapping &amp; Reference Model Alignment：Work with the algorithm team on fixed-point and hardware-friendly transformations; ensure bit-true alignment between RTL and the reference model. 4.Verification &amp; Bring-up Support：Collaborate with DV on the verification plan and sanity testbenches; assist in silicon bring-up, image-quality debug and RTL ECOs. 5.Quality &amp; Process：Perform code review, Lint, CDC / RDC and basic low-power checks; deliver module-level design documentation.</div><div>Qualifications</div><div>Requirements Basic： 1.BS or above in Microelectronics / EE / Communications / CS or related field. 2.3+ years of digital IC front-end experience, including 1+ year on ISP modules. Proficient in Verilog / SystemVerilog; familiar with SVA. 3.Hands-on with mainstream EDA tools. 4.Familiar with AMBA protocols\ISP Domain 5.Solid understanding of the camera imaging pipeline and the role of each stage. 6.Familiar with mainstream CFA patterns and their processing differences. 7.Able to discuss fixed-point precision, error accumulation and line-buffer trade-offs with algorithm engineers. Nice to Have 1.Exposure to AI-ISP or CNN-based imaging algorithms. 2.Familiarity with MIPI CSI-2 and mainstream sensor RAW characteristics. 3.coding skills for reference-model work. 4.Experience with commercial or in-house ISP IP.</div><div><span>Apply</span></div></div>