Principal Engineer, CPU Microarchitecture

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together
Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

What You’ll Do

The ARL  is one of the research team's of SAIT (Samsung Advanced Institute of Technology) which is Samsung‘s R&D hub, established as the incubator for cutting-edge technologies. SAIT’s mission has covered various research areas from AI applications/algorithms research, neuromorphic processor, domain-specific accelerators to new materials, quantum computing, and super computer system.

APL is committed to shaping the future of CPU processor and SoC architecture for the most demanding applications of the future like AI and HPC. We are building the foundation of processors and the related platform which are applied to various business targets of Samsung in the future. 

We are seeking an experienced CPU Micro-architect to join our high-performance CPU design team. In this role, you will be responsible for leading the development of high impact product. Role involves architecting, designing and verifying cutting edge CPU and its subsystem. This role requires both technical expertise and strong leadership skills to guide cross-functional team and ensure alignment with organization’s strategic goals.

Location: Hybrid, working onsite at our San Jose office 3 days per week, with the flexibility to work remotely the remainder of your time

Job ID: 42537

• Lead the development of high-performance CPU architecture and microarchitecture, ensuring robust design and alignment with performance, power, and area goals.
• Mentor and guide a team of micro architects and RTL engineers, fostering a collaborative environment that drives innovation and technical growth.
• Set and maintain high standards of technical excellence across the team through regular design and code reviews, ensuring quality and adherence to best practices.
• Drive continuous improvement initiatives by evaluating new tools, methodologies, and technologies for potential integration into the microarchitecture design flow.
• Lead efforts to establish and standardize efficient processes for CPU development, including methodologies for power, performance, and area optimization.
• Stay current with industry trends in CPU design, identifying and exploring emerging technologies that could offer a competitive edge.
• Contribute to the overall technical strategy of the organization, providing insights on evolving CPU microarchitecture and design methodologies.
• Collaborate closely with other teams and Bus to align CPU microarchitecture requirements with broader organizational objectives..

What You Bring

• Bachelors in Electrical/Computer Engineer with 20+ years of relevant industry experience, or Masters in Electrical/Computer Engineer with 18+ years or PhD with in Electrical/Computer Engineer with 15+ years preferred.
• Experience in CPU design and microarchitecture, with hands-on experience in developing and optimizing microarchitectures for high-performance CPU cores.
• Proven experience in CPU microarchitecture design, with a strong track record of leading successful CPU projects from inception to production.
• Demonstrated experience in technical leadership, including project planning, team mentoring, and resource management.
• Strong understanding of CPU architectures, instruction sets (such as x86, ARM, RISC-V), microarchitecture design principles (out-of-order, superscalar execution, multi-level caches, branch prediction, etc.), cache coherence protocols and memory subsystem.
• Proficiency in RTL design, including experience with Verilog/SystemVerilog.
• You’re inclusive, adapting your style to the situation and diverse global norms of our people. 
• An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding. 
• You’re collaborative, building relationships, humbly offering