SOC Emulation Engineer - Hardware Emulation Infrastructure

<div class="content-intro"><p>Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.</p></div><p>We are seeking a junior-to-mid level SOC Emulation Engineer to support our hardware emulation infrastructure and internal chip design teams. This role focuses on integrating vendor and custom hardware transactors, developing Python-based test frameworks, and providing technical support to emulation users across multiple chip projects.</p> <p>This role is hybrid, based out of Santa Clara, CA or Austin, TX.</p> <p>We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.</p> <p> </p> <p><strong>Who You Are</strong></p> <ul> <li data-path-to-node="8,0,0">Background in Electrical/Computer Engineering or Computer Science with 1-3 years of experience in chip design, verification, or emulation.</li> <li data-path-to-node="8,0,0">Proficient in Python for automation and test development, with a working knowledge of C++ and the ability to navigate SystemVerilog RTL.</li> <li data-path-to-node="8,2,0">Skilled at using modern AI tools (Claude, ChatGPT, Copilot) to accelerate code generation, debugging, and documentation analysis.</li> <li data-path-to-node="8,2,0">Energetic about supporting diverse teams, from high-level software to low-level firmware, to solve complex runtime and build issues.</li> </ul> <p> </p> <p><strong>What We Need</strong></p> <ul> <li data-path-to-node="10,0,0">Ability to integrate vendor and custom transactors into RTL testbenches while handling clock domain and tri-state resolution.</li> <li data-path-to-node="10,1,0">Experience building Python APIs (using pybind11) and maintaining CMake-based compilation flows for emulation libraries.</li> <li data-path-to-node="10,2,0">Solid understanding of standard chip interfaces, bus protocols, and hardware synchronization (resets/clocking).</li> <li data-path-to-node="10,3,0">A commitment to triaging and debugging