Staff SoC Memory Subsystem Architect

Position Summary

Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!

Role and Responsibilities

As an SoC Memory Subsystem Architect, you will drive the definition of SoC memory and cache subsystems for next-generation mobile and automotive products. 

This is an individual contributor role, you will identify and analyze emerging use cases, propose new and innovative SoC memory architectures to efficiently support them. Your solid background in architecture foundation, detailed knowledge of cache hierarchy, memory subsystem, and SoC architecture are desired for success. You are empowered to experiment with new ideas while contributing to impactful ongoing deliverables and broadening your knowledge of whole SoC design.

Key Responsibilities Include:

• You are passionate about identifying, proposing, and delivering new SoC architecture and architecture features for products in new and existing markets – particularly around smartphone and mobile platforms.
• You enjoy performing high-level performance modeling and analysis of hardware features, applications, benchmarks, and complex uses cases.
• You will be a domain expert in one or more areas. You understand and can analyze the impact of system-level architectural trade-offs (including CPU, GPU, NPU, ISP, memory subsystems, and system software) while leveraging a data driven approach to drive consensus around complex architectural proposals.
• You are skilled at creating necessary simulation/analysis tools to evaluate complex memory subsystem use cases such as gaming and camera use cases.
• You deliver architecture proposals and specifications to the design team.
• You thrive on driving cross-company collaboration by communicating and articulating architecture proposals clearly and effectively, across audiences ranging from hardware software engineers to architecture community peers, and to technology leadership.

Skills and Qualifications

• 6+ years of memory subsystem/architecture experience with a Bachelor’s Degree in Computer Science/Engineering, or 4+ years of experience with a Master’s Degree, or 2+ years of experience with a PhD
• High proficiency in architecture analysis and performance modeling, ranging from simple analytical models to complex cycle accurate performance model and correlation, especially around CPU – memory subsystems
• Detailed knowledge of cache subsystems including caching policies and understanding the tradeoffs of latency, bandwidth and hierarchies
• Detailed knowledge of memory subsystem design -  including existing/emerging JEDEC memory standards
• Knowledge of in Interconnect and bus protocols – CHI/ACE interconnect experience preferred
• Good written and verbal communication skills
• Knowledge of high performance, high efficiency design
• For recent PhD - research in memory subsystem analysis and architecture
• Experience with the Android Ecosystem and analysis tools is a plus
• Experience with Arm Architecture and ecosystem is a plus

Our Team

We’re building a new team to influence the product roadmap for a market-leading system IP solution. Our team focuses on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem. 

With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments. 

Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the team’s culture. 

Pay Transparency

At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $144,345 and $257,336. Your actual base pay will depend on variables that may includ