Jobs and Careers
AR
Senior Staff Design Verification Engineer
ArterisUnited Statesfull_timeVerifiedPosted 21 Aug 2025
💰 $210,000/yr($165,000/yr – $210,000/yr)
About the role
Online Advertisements Senior Staff Design Verification Engineer (Ref #: 00066580) (Arteris, Inc. dba Arteris IP; Austin TX): Advanced UVM based test bench development and debugging. Defining, documenting, developing, and executing RTL verification test and coverage at system level. Performance verification and power-aware verification. Triaging Regressions, Debugging RTL designs in Verilog and System Verilog. Help improve and refine verification process, methodology, and metrics. UVM expertise on complex SoC projects from test bench development to verification closure. Provide technical guidance to Junior engineers and contractors in the developmentprocess of testbench. Organize progress meetings with Junior engineers and contractions in the development process. Review testbench code and able to identify holes and improvements. Responsible for sub-system level verification tasks which are higher level than block level. Communicate and co-ordinate development tasks with peer teams like Software and Application Engineering teams. Partial remote work permitted with direct reporting to 9601 Amberglen Blvd. Suite 117 Austin, TX 78729. Salary: $165,000 - $210,000 per year Apply online at www.arteris.com/careers/open-positions/?p=apply Must include Ref #: 00066580.
Apply for this role
Generate a tailored application kit with a matched cover letter, interview prep, and CV highlights — in under 60 seconds.
Apply Now →Generate Application KitFree account required — sign up in 30s